






YCL

DIGITAL DELAY LINES

8 PIN SINGLE-IN-LINE PACKAGES

TTL COMPATIBLE

5 TAPS AND SINGLE OUTPUT

SERIES Y05 AND Y01**Y05****Y01**

Intermediate delay values available upon request.

Model No.	TD (ns)	TD/Tap (ns)
Y05025	25	5
Y05030	30	6
Y05035	35	7
Y05040	40	8
Y05045	45	9
Y05050	50	10
Y05075	75	15
Y05100	100	20
Y05150	150	30
Y05200	200	40
Y05250	250	50
Y05300	300	60
Y05350	350	70
Y05400	400	80

Model No.	Delay (ns)
Y01010	10
Y01025	25
Y01030	30
Y01035	35
Y01040	40
Y01050	50
Y01075	75
Y01100	100
Y01150	150
Y01200	200
Y01250	250
Y01300	300
Y01350	350
Y01400	400

DC PARAMETERS		LIMITS	
		Min.	Max.
V _{oh}	V _{cc} = min I _{oh} = 1.0mA	2.5V	—
V _{ol}	V _{cc} = min I _{ol} = 20mA	—	0.5V
I _{ih}	V _{cc} = max V _{ih} = 2.7V	—	50μA
I _{il}	V _{cc} = max V _{il} = 0.5V	-2.0mA	—
I _i	V _{cc} = max V _i = 5.5V	—	1.0mA
V _i	V _{cc} = min I _{in} = -18 mdc	-1.2vdc	—
I _{cc}	V _{cc} = max outputs low	Series Y05 70mA Series Y01 55mA	

SPECIFICATIONS:

- Supply voltage: 5.0VDC $\pm 5\%$
- Delay tolerances: $\pm 2\text{ns}$ or $\pm 5\%$ w/g
- Rise time: 4ns max
- Minimum Pulse Width: 40% of Total delay
- Maximum Duty Cycle: 50%
- Operating temp. range: 0 to 70°C
- Temp. coeff. of delays: 1.0ns $\pm 500\text{ppm}/^\circ\text{C}$
- Terminals: Electro tin plated Alloy 42
.020w x .010th

TEST CONDITIONS:

- Temperature: 25° $\pm 5^\circ\text{C}$; V_{cc} = 5.0VDC
- Input Pulse Width: 1.2 times the total delay time
- Pulse spacing: 5 times the total delay time
- Input rise time: 2ns; input pulse amplitude 3.0VDC
- All output loaded with 15pF
- Time delays measured at the 1.5 volts level on the leading edges
- Rise time measured from .75 to 2.4V